A 30 nm In 0:7 GaAs high electron mobility transistor (HEMT) with triple-gate has been successfully fabricated using the SiO 2 / SiN x sidewall process and BCB planarization. The sidewall gate process was used to obtain finer lines, and the width of the initial line could be lessened to half by this process. To fill the Schottky metal effectively to a narrow gate line after applying the developed sidewall process, the sputtered tungsten (W) metal was utilized instead of conventional e-beam evaporated metal. To reduce the parasitic capacitance through dielectric layers and the gate metal resistance (R g ), the etched-back BCB with a low dielectric constant was used as the supporting layer of a wide gate head, which also offered extremely low R g of 1.7 Ohm for a total gate width (W g ) of 2 Â 100 mm. The fabricated 30 nm In 0:7 GaAs HEMTs showed V th of À0:4 V, G m,max of 1.7 S/mm, and f T of 421 GHz. These results indicate that InGaAs nano-HEMT with excellent device performance could be successfully fabricated through a reproducible and damage-free sidewall process without the aid of state-of-the-art lithography equipment. We also believe that the developed process will be directly applicable to the fabrication of deep sub-50 nm InGaAs HEMTs if the initial line length can be reduced to below 50 nm order.
Introduction
An InGaAs/InAlAs high electron mobility transistor (HEMT) on an InP substrate has shown excellent frequency characteristics due to enhanced electron mobility and an increased conduction band discontinuity (ÁE c ). [1] [2] [3] Recently, the device microwave characteristics have been improved considerably by reducing the gate length (L g ) to the nanometer scale, by adopting a highly strained In X GaAs channel (x > 0:53) and two-step recess etching technology. 4, 5) According to the recent work by the Fujitsu group, the current gain cut-off frequency ( f T ) of 562 GHz with L g of 25 nm and the strained In X Ga 1ÀX As (X ¼ 0:7) channel was reported. 6) The conventional e-beam lithography equipment with an acceleration voltage of 30 kV and a Tungsten (W) or LaB 6 filament would offer a minimum feature scale of about 100 nm. To reduce the device gate length (L g ) to the sub-100 nm scale, the state-of-the-art e-beam lithography equipment with high resolution will be needed. The side-wall process has been widely used to overcome these lithography limitations, particularly in complementary metal oxide semiconductor (CMOS) device fabrications.
7) The fine pattern is obtained by the formation of a side-wall spacer through the sequence of dielectric etching, dielectric redeposition and dielectric etch-back. Among the various process parameters, the percentage of overetching in the etch-back step predominantly affects the shape of the final side-wall spacer. Due to the step coverage problem in dielectric redeposition, precise control of the overetching time is impossible, and thus the ambiguity of the shape of the final side-wall spacer would be problematic in this process.
In this study, a highly reproducible side-wall gate process was developed in order to overcome the lithography limitation. The ambiguity of the shape of the final sidewall spacer was resolved by using SiN x /SiO 2 dual dielectric layers and appropriate etching gas. 8) Using the developed sidewall gate process, a 30 nm gate could be obtained reproducibly. To fill the Schottky gate metal effectively in the narrow line opening having a high aspect ratio of above 3, sputtered tungsten (W) metal was used instead of conventional e-beam evaporated metal. With the newly developed process features, 30 nm In 0:7 GaAs HEMT's were successfully fabricated and characterized. Figure 1 (b) represents our new sidewall process, which utilizes two dielectric layers of SiN x and SiO 2 , and two plasma gas sources for the purpose of dielectric dry etching. After the redeposited SiO 2 was etched by CF 4 -based plasma, the residual SiN x was etched by SF 6 -based plasma. Figure 2 shows typical SF 6 based plasma etching characteristics for plasma enhanced chemical vapor deposition (PECVD) grown SiO 2 and SiN x . Here, the SF 6 -based plasma has a high etching selectivity for the SiO 2 layer, which prevents the shape of the final side-wall spacer from being reduced during overetching. This feature does ensure the reproducibility of the proposed side-wall gate process. The actual etch selectivity for the oxide layer by the SF 6 plasma was over 20 in this process. Figure 3 shows the over-all SEM images of the proposed side-wall gate process in detail. After applying the newly developed sidewall process, the initial line could be reduced to a half scale. In addition, SF 6 gas has the advantage of little plasma-induced damage during the etching process, which can allow enough overetching time without any degradation of the carrier transport property.
8)

Novel 30 nm Triple-Gate Technology
To reduce the final line length after the sidewall process, it is much more effective to lessen the initial line length. To achieve this goal, thin polymethylmethacrylate (PMMA) with the thickness of 500
A was used. In accordance with the reduction of the e-beam resist thickness, it is possible to reduce the quantity of e-beam dose, which results in the resolution of finer line length through dose optimization. Figure 4 shows the over-all SEM images for the 30 nm sidewall gate process in detail. Using thin PMMA and the dose optimization method, the initial line length with the thickness of 60 to 70 nm could be obtained. In addition to the decrease of the initial line length, a sloped etching profile with anisotropy of 75 deg also aids in conformal second oxide deposition, which resulted in more greatly reduced final line length after etch-back of the re-deposited dielectric layer. With the above sidewall gate process, the obtained final gate length after dielectric etch-back was 30 nm.
The procedure for the fabrication of the triple-gate structure is shown in Fig. 5 . After filling the sputtered tungsten (W) metal in the narrow gate line, a second gate metal (Ti/Au) with the thickness of 1500
A was evaporated and lifted off, and then unnecessary tungsten metal was removed by SF 6 -based RIE. Here, SF 6 -based RIE also has etching selectivity for oxide over tungsten, thus it is possible to do some degree of overetching. Next, planarization using a BCB layer with a low dielectric constant (" r ) of 2.75 was carried out. Finally, the third gate layer, typically wide gate head, was defined using a bilayer of PMMA and copolymer, and then Ti/Au with a metal thickness of 5000
A was evaporated and lifted off. Figure 6 shows the scanning electron microscope (SEM) images of the fabricated 30 nm triple-gate structure. 
Fabrication of 30 nm In 0:7 GaAs HEMTs
Pseudomorphic InGaAs/InAlAs HEMT epitaxial layers with an InP etch-stopper were grown by solid-source molecular beam epitaxy on 3-inch semi-insulating InP substrates. The detailed structures are shown in Fig. 7 . An 8 nm strained In 0:7 GaAs channel was adopted to enhance the carrier transport property, and a 4 nm undoped InP layer acted as an etch-stopper in the selective gate recess etching process. The results of Hall measurement indicated a 2-DEG (two dimensional electron gas) density of 3 Â 10 12 /cm 2 with a low field Hall mobility of 11,000 cm 2 /V-s at room temperature.
Device fabrication began with mesa isolation down to the InAlAs buffer layer by wet chemical etching using a H 3 PO 4 : H 2 O 2 :H 2 O mixture. For the S/D ohmic contacts, an image reversal photoresist was used to achieve a well-defined overhang profile for lift-off, and then ohmic contacts were formed by Ni/Ge/Au metallization through e-beam evaporation and alloyed in H 2 ambient after passivation of the remote PECVD (R-PECVD) grown 70 nm SiN x pre-passivation. Figure 8 shows the optimization results of S/D ohmic contact for various metal systems. The ohmic metal system of Ni/Ge/Au(10/45/160 nm) had a significantly reduced contact resistance (R c ) of below 0.035 -mm, which is acceptable for the sub-50 nm gate device. The developed SiN x /SiO 2 side-wall process was applied to define a 30 nm gate foot, and then selective gate recess etching using a mixture of citric acid and H 2 O 2 was performed. The developed BCB-assisted triple-gate process was applied to form a 30 nm gate structure. The overall device fabrication procedures are summarized in Fig. 9. 
9)
DC and Microwave Characteristics
Two types of 30 nm InGaAs HEMT devices such as an InP-Schottky barrier device and an InAlAs-Schottky barrier device by means of Ar-based RIE etching with low plasmainduced damage characteristics were fabricated. The fabricated 30 nm HEMTs were characterized by on-wafer measurement for their DC and microwave performances. The output I-V transfer curves for the two HEMT devices were plotted in Fig. 10 . The 30 nm HEMTs with an InPSchottky barrier exhibit V th of À0:85 V and G m,max of 1.75 S/mm. The 40 nm HEMTs with an InAlAs-Schottky barrier show somewhat higher G m,max of 1.69 S/mm and lower V th of À0:3 V due to the etching of the InP etchstopper by Ar plasma. On comparing the performance of these two devices, the short channel effect was found to be considerably suppressed for the InAlAs-Schottky barrier device. This was due to the improvement of the aspect ratio, namely, the ratio of the device gate length to the distance between the channel and the Schottky contact. Quantitatively, 40% improvement of the aspect ratio led to an approximately 2.7-fold increase of voltage gain (G m =G o ). Figure 11 shows the reverse and forward Schottky-gate characteristics for the two types of HEMT devices. Because the InP layer has a low Schottky barrier height (SBH) of typically 0.35 eV compared with the In 0:52 AlAs layer which has SBH of about 0.6 eV, a similar behavior of the off-state breakdown characteristics was appeared. These can also be explained by the increase of the forward turn-on voltage (V on ) of the InAlAs-Schottky device.
The small signal scattering parameters (S-parameters) of 2 Â 50 mm InGaAs HEMTs were measured using on-wafer probing and the 8510C network analyzer (1-40 GHz). Shown in Fig. 12 was the plot of H 21 versus the frequency biased near the maximum transconductance (G m,max ) region. Extrapolating H 21 to zero gain with a À6 dB/octave slope, an estimation of 421 GHz was obtained for f T . We believe that this result indicates an excellent sub-100 nm InGaAs HEMTs with little short channel effects without the aid of state-of-the-art e-beam lithography equipment. 
Conclusion
We have fabricated a 30 nm In 0:7 GaAs HEMT with triplegate metal using the sidewall process and BCB planarization. Fine lines measuring 30 nm could be obtained by the dual SiO 2 /SiN x sidewall processes and the triple-gate metal process assisted by the BCB layer with low dielectric constant (" r ) did result in a good metal-filling property in the narrow gate line with a high aspect ratio, a stable metal structure stability and a reduced gate fringing parasitic effect. The developed process was applied to fabricate 30 nm InGaAs HEMTs which exhibited G m,max of 1.7 S/mm and f T of 421 GHz. We demonstrated that 30 nm InGaAs HEMTs could be successfully fabricated reproducibly through our damage-free sidewall process without the aid of state-of-theart lithography equipment. 
